This paper presents a two-stage, two-phase, p-channel metal-oxide-semiconductor field-effect transistor (PMOSFET) charge pump with special two-step clocks for ripple reduction. The ripple voltage can be reduced by adjusting the overdrive voltage during charge transfer. The charge pump including the circuit of the proposed clocks and 5 pF boosting capacitance was fabricated using 0.35 m complementary metal-oxidesemiconductor field-effect transistor (CMOSFET) technology in an area of 0.182 mm 2 . With the new clock scheme, high voltage gain and driving capacity without overstress of the transistors are preserved. The experimental results reveal that the output voltage ripple is reduced from 23.2 to 12.8 mV for an output current of 36 A at a frequency of 10 MHz and a supply voltage of 1.8 V, which indicates a 45% ripple reduction without increasing filtering capacitance. #
Introduction
The charge pump (CP) circuit has been widely used in micro electro-mechanical systems (MEMS), flash memories, electrically erasable programmable read-only memory (EEPROM), and so on. It is usually used as a simple ondie DC-DC voltage converter to provide voltages higher than the supply voltage. A high-voltage regulator usually cascades several stages of CP units to provide the required voltage with high precision. To improve regulation quality, CPs with reduced-ripple output voltages are preferred.
Most CPs are based on the Dickson structure using metaloxide-semiconductor (MOS) field-effect transistors.
1) pChannel MOS (PMOS) based versions [2] [3] [4] can effectively reduce the degradation due to the threshold voltage and body effect, and can be implemented using low-cost twin-well complementary metal-oxide-semiconductor (CMOS) technology. In addition, a simple CP 3, 4) enhances the performance without device reliability issues. However, all the existing CP circuits require large filtering capacitance at the output to reduce ripples; thus, extra chip area is required if the CP is embedded in the chip. A parallel CP, 5) which has low reliability, splits the CP into N parallel modules to reduce ripples. However, it requires a complex delay clock circuit and high N (¼ 8) values to reduce reverse charging leakage.
In this study, special two-step clock patterns for the last stage were designed for a two-phase PMOS CP. 3, 4) The obtained results show that the ripple of the output voltage is significantly reduced without degrading the pumping ability. Simulations and measurements based on 0.35 m CMOS technologies were performed to demonstrate the performance of the pump. This paper is organized as follows. The clock scheme of the proposed CP is illustrated in x2. Section 3 presents the circuits used to generate the special two-step clocks. In x4, the analysis of output voltage and ripple is described. In x5, the simulation and measurement of the proposed CP are demonstrated. Conclusions are given in x6.
Clock Scheme for Ripple Reduction
The two-stage PMOS CP circuit with two out-of-phase clocks, 1 and 1b , with amplitudes varying from 0 to V DD is shown in Fig. 1 . The circuit has top and bottom branches, which alternatively transfer charges to the filtering capacitor (C O ) at the output. The first stage of the PMOS CP consists of six transistors, a pair of boosting capacitors, C 1 and C 3 , and a pair of auxiliary capacitors, C a1 and C a2 . Two auxiliary clocks, 1a and 2a , are generated using 1 and 1b to double the amplitudes of the clocks. The second stage is identical to the first stage, except that the two special twostep clocks N ck1 and N ck2 are used to replace 1 and 1b in our previous work. 3, 4) The reason for this is that when the transistor M 8 or M 12 is fully turned on, charges may instantaneously transfer to C O . If all parasitic capacitances and turn-on resistances of the transistors are ignored, the ideal maximum value of ripples can be approximated as
where T is the period, I O is the output current, and C is the boosting capacitance. Without increasing C O , if the turn-on resistance r on of the PMOS transistors is not neglected and is increased instead, the ripple can be reduced, but the charge in C may not be transferred to C O completely, which could affect the pumping ability and has to be controlled carefully. Notably, the turn-on resistance of a transistor in the triode region is expressed as r on ¼ $ L=C ox WV ov , where V ov ¼ jV GS j À jV t j. Therefore, the waveforms of the proposed N ck1 and N ck2 shown in Fig. 2 are used to adjust V ov during charge transfer so that the ripple can be reduced effectively without degradating the voltage gain and driving capacity. These two clocks stay at voltages V L1 and V L2 for a while before returning to zero. Therefore, r on in the beginning of charge transfer is higher than that in the rest of the turn-on period.
Clock Generation Circuit
The waveforms of N ck1 and N ck2 in Fig. 2 can be generated using the circuits in Fig. 3 . Each circuit comprises four transistors and a pair of capacitors, C s1 and C s2 (or C s3 and C s4 ). The control signals 1 , 2 , Q 1 , Q 2 , A 1 , and B 1 are illustrated in Fig. 2 . The overlapping time T D between 1 and 2 is equal to T 2 and T 4 . According to Fig. 2 , Q 1 , Q 2 , A 1 , and B 1 can be obtained using simple logic gates with 1 and 2 as the inputs.
In the time interval T 1 , 1 , Q 1 , and A 1 are low, and Q 2 is high. M k3 and M k1 are turned on to transfer charges from V DD to C s2 and discharge C s1 , respectively, while M k2 and M k4 are turned off; thus, N ck1 becomes V DD . In the time interval T 2 , 1 and A 1 are high, while Q 1 and Q 2 are low; thus, M k1 , M k2 , and M k3 are turned off, and M k4 is turned on to transfer charges from C s2 to C s1 . By adjusting the ratio between C s1 and C s2 , the voltages V L1 and V L2 can be determined. In the time interval T 3 , A 1 is 0 and Q 1 becomes V DD ; therefore, N ck1 drops to 0. In the time interval T 4 , since 1 and Q 1 are reduced to 0, N ck1 becomes V DD . N ck2 can be generated via the other circuit in Fig. 3 . The operation of N ck2 is similar to that of N ck1 but with a 180 phase difference.
Analysis of Output Voltage and Ripples
Conventionally, the on-resistance of the switching transistor is neglected for simplicity. Thus, the output voltage of the proposed two-stage PMOS CP can be expressed as
where I O is the output current, R O is the output resistance, is the ratio of the top-plate parasitic capacitance to the pumping capacitance, and R O ¼ N=2f C, where C denotes the boosting capacitance and f is the clock frequency. When the resistance of the switching transistor is taken into account, R O can be approximated as
This means that the output voltage decreases when r on increases from 0. To prevent the degradation of output voltage, the two-step N ck1 and N ck2 clocks return to 0 V in the time intervals T 3 and T 1 , respectively, to make r on as small as possible.
The ideal ripple expression given in eq. (1) is valid when the turn-on resistance (r on ) of M 8 and M 12 in Fig. 1 is neglected. By taking r on into account, the output ripple voltage V R can be approximated as
where r on is the turn-on resistance of M 8 and M 12 . The second term is the voltage drop due to the turn-on resistance r on . Since the transfer of the charge stored in C to C O requires time to go through r on , the ripple V R is reduced, as shown in Fig. 4 , where ÁV is the first term in eq. (4). For the proposed two-step clocks, the overdrive voltages of M 8 and M 12 are reduced when N ck1 and N ck2 remain at V L1 and V L2 , respectively. Thus, the turn-on resistance r on increases, and the ripple voltage is reduced. It is apparent that the ripple of the output voltage can be decreased if C O increases. By applying this approach, ripple reduction can be achieved with small filtering capacitance.
Simulation and Measurement Results
The proposed reduced-ripple PMOS CP was designed and fabricated using the twin-well 0.35 m CMOS process with boosting and auxiliary capacitances of 5 and 0.5 pF, respectively. The CPs with and without 3,4) the special twostep clocks were simulated using the same capacitances, transistor sizes, and clock frequency. Figure 5 shows the waveforms of N ck1 and N ck2 , as well as the simulated output waveforms for the existing CP 3, 4) and the proposed CP with the filtering capacitance (C O ) of 30 pF and I out ¼ 36 A at a frequency of 10 MHz and V DD ¼ 1:8 V. The overlapping time T D , which is denoted by T 2 and T 4 in Fig. 2 , between 1 and 2 is 20 ns. We can observe that the average output voltage is about the same for the two CPs, while the proposed CP has smoother rising edges than the existing CP. Simulation results show that the ripples are reduced by about 40% with two humps in one half-cycle of a period due to the two-step clocks. Figure 6 shows the output ripples of the prior CP 3, 4) and the proposed CP with T D ¼ 20 ns for different output currents at a frequency of 10 MHz, with small filtering capacitance of C O ¼ 5 pF, and V DD ¼ 1:8 V. Solid lines indicate the simulated results, and solid symbols indicate the data calculated using eq. (4). In addition to the agreement between the model and simulated data, owing to different V gs values for the two curves, a maximum ripple reduction of up to 45% can be observed. For a high output current, the improvement of ripple reduction is even more pronounced.
A comparison of simulated output ripples for different filtering capacitances with T D ¼ 20 ns at a frequency of 10 MHz, I out ¼ 36 A, and V DD ¼ 1:8 V is shown in Fig. 7 . The ripple is reduced significantly, especially for small filtering capacitances. gain may be degraded. Thus, T D should be selected appropriately.
Conclusions
In this study, a reduced-ripple two-stage CP is proposed and implemented using the standard 0.35 m CMOS process in an area of 0.182 mm 2 . The proposed clock scheme can reduce the chip area by reducing the on-die filtering capacitance. We also demonstrate that the ripples can be adjusted by modifying the overlapping time T D . In addition, the proposed two-stage CP also has high voltage gains and high driving capacity with good device reliability. The measured voltage gains of the proposed two-stage CP are more than 97% with V DD higher than 1.4 V. Moreover, the measured ripples can be reduced by about 45% at 10 MHz and V DD ¼ 1:8 V using small filtering capacitance. We can expect that a larger area reduction will be achieved if the boosting capacitance used for providing a higher output current is larger.
